Bengaluru · Staff/Principal
Applicants who checked fit first are 3.1× more likely to hear back
Your score for this role already exists
ASAI compared this JD against 41 signals - skills, seniority, domain, stack overlap etc. Add a resume and it unlocks in about 30 seconds.
Always free · no credit card · 1 tap with Google
LOW
Our tracked job listings for Altera show limited recent activity.
First 72 hours
Window passed - posted 50d agoEarly applicants get seen before the pile builds.
Not a repost
The first time we've seen this listing - it hasn't been closed and reopened.
You almost certainly match several of these already. Unlock your skill map to see the matches, the gaps, and what to fix first.
Develops the logic design, register transfer level (RTL) coding, and simulation for FPGAs to generate cell libraries, functional units, IP blocks, and subsystems for integration in full chip designs. Participates in the definition of architecture and microarchitecture features of the block being designed. Creates prototypes, simulates models, and specifies systems requirements. Prepares and designs logic diagrams and codes for implementing system design and test specifications. Delivers software models for device level bring up, including user visible functionality, timing, and power. Applies RTL implementation techniques to qualify the design to meet required power, performance, and area goals, partnering with physical implementation team. Reviews the verification plan and implementation to ensure design features are verified correctly and resolves and implements corrective measures for failing RTL tests to ensure correctness of features.
- Bachelor's degree in Electrical, Electronics, Computer Engineering or equivalent.
- Experienced in FPGA, custom IC or ASIC design and demonstrated excellence in any of the product development areas, from architecture, design, validation, to product.
- 8+ years of experience in RTL design with Verilog and VHDL.
- Familiar with logic simulations and design verification.
- Knowledge of Ethernet/ ANLT and NIOS is desired.
- Familiarity with Python, Perl, TCL and shell scripts is a plus.
- Highly motivated to learn and adapt to fast-changing technologies and environments.
- Exceptional analytical, problem-solving and communication skills; initiative, promote innovation and teamwork.
- Self-motivated and able to excel in a team environment.
- Demonstrates fundamental values such as accountability, integrity and a winning mindset.
Your match score, skill map and tracker stay free.
Skip jobs with hidden dealbreakers. See what they actually need, what's easy to miss, and how they describe the team.
Ground Reality on every job, plus Insider Path, practice interviews and resume tailoring.
We help you find people there who worked or studied where you did, and draft your first message and follow-up.
Free · no signup
Daily job drops, skill trends and free resources - posted straight to the group. Leave any time.
No spam. Just jobs and resources.
Why people use ASAI
Scored, not searched. Every role ranked against your actual profile.
Alerts as often as hourly. Reach new roles while the pile is still small.
Skill gaps, spelled out. See exactly which requirements you don't meet yet.
Verified jobs, only. Say no to ghost jobs. Your time deserves respect.
More Quality Assurance Engineer roles in Bengaluru
See allKeep browsing