STA Engineer
Bengaluru · Mid Level
Applicants who checked fit first are 3.1× more likely to hear back
Your score for this role already exists
ASAI compared this JD against 41 signals - skills, seniority, domain, stack overlap etc. Add a resume and it unlocks in about 30 seconds.
Always free · no credit card · 1 tap with Google
What we know about this role
LOW
Our tracked job listings for edbz-cx1 show limited recent activity.
First 72 hours
Window passed - posted 23d agoEarly applicants get seen before the pile builds.
Not a repost
The first time we've seen this listing - it hasn't been closed and reopened.
Skills required
2 listedYou almost certainly match several of these already. Unlock your skill map to see the matches, the gaps, and what to fix first.
Job description
About ASM Auto:
ASM (Application specific Microcontroller) business powers automotive and industrial MCU across multiple applications. ASM is now working on next generation Automotive MCU platform for all kind of vehicle applications e.g. Traction motor control, Charging, Lighting and Heating control, IC Engine management etc. This platform will churn out multiple differentiated products for Zonal networking in Software defined Vehicles (SDV) and superior real time control for EV Cars. Great opportunity to be part of this grounds up platform development across process nodes, IPs and SoCs.
https://www.ti.com/applications/automotive/overview.html
What will you be doing in this role as a STA Engineer?
As an STA engineer in the team, you will be part of the STA team responsible for analysis and timing closure of the automotive MCU Cores.
What do we expect from you?
- Bachelor or Master’s degree in Electrical engineering.
- 3+ years’ experience in STA roles
- Experience with constraints development of block level designs and at the chip level too
- Good understanding of concepts like:
- Margins, OCV, timing corners
- Group and Path based analysis
- Functional and Test Mode constraints merging
- IO STA: Deriving constraints from chip/protocol interface specs and analysis
- ILM/ timing models for blocks
- Crosstalk analysis
- Hands on working experience with one or more of the below areas:
- Experience with planning, setting up and managing the STA runs for design (preferably at the chip level)
- Experience with analysis of reports, deriving fixes and working with the PD team to drive the timing ECOs
- Working with DFT team to understand the DFT architecture and help derive the test mode constraints
- Good working knowledge of timing signoff tools like Primetime or Tempus
Tools to land this role
PremiumYour match score, skill map and tracker stay free.
Ground Reality
PremiumSpot the dealbreakers in this 269-word post before you apply
Skip jobs with hidden dealbreakers. See what they actually need, what's easy to miss, and how they describe the team.
Ground Reality on every job, plus Insider Path, practice interviews and resume tailoring.
Insider Path
PremiumFind someone who can refer you here
We help you find people there who worked or studied where you did, and draft your first message and follow-up.
Free · no signup
Get tomorrow's jobs before you have to search
Daily job drops, skill trends and free resources - posted straight to the group. Leave any time.
No spam. Just jobs and resources.
Why people use ASAI
Someone shared one job with you. ASAI keeps finding the rest.
Scored, not searched. Every role ranked against your actual profile.
Alerts as often as hourly. Reach new roles while the pile is still small.
Skill gaps, spelled out. See exactly which requirements you don't meet yet.
Verified jobs, only. Say no to ghost jobs. Your time deserves respect.
More Quality Assurance Engineer roles in Bengaluru
See all
Keep browsing