
India · Senior
Applicants who checked fit first are 3.1× more likely to hear back
Your score for this role already exists
ASAI compared this JD against 41 signals - skills, seniority, domain, stack overlap etc. Add a resume and it unlocks in about 30 seconds.
Always free · no credit card · 1 tap with Google
HIGH
Our tracked job listings for Tessolve show strong recent activity.
First 72 hours
Window passed - posted 53d agoEarly applicants get seen before the pile builds.
Not a repost
The first time we've seen this listing - it hasn't been closed and reopened.
You almost certainly match several of these already. Unlock your skill map to see the matches, the gaps, and what to fix first.
Designation: Silicon validation Engineer/ Sr. Silicon validation Engineer/ Team Lead
Experience: 2-10 Years
Working Location: Bangalore/Chennai/Vishakapatnam
Who can apply
Job Description:
Test Engineer must work with different teams for understanding the device datasheet and needs to come up with a detailed Test procedure/plan to test the chip. Need to interact with the PCB design team for developing the necessary hardware – Test load board, bench board, and probe cards.
He/she should develop the complete ATE test program to validate the chip. Close interactions with the chip design and DFT teams are a must during the device debug phase and bring up and need to validate all the device parameters with the specifications. In addition, Test engineer should involve in developing the test methodologies as required.
Responsibilities:
- Develop ATE test solution for semiconductor IC’s in different domains as Power management / Digital / Mixed signal or RF
- Be a primary contact to interact with customer / vendors (design / support teams)
- Work with design/DFT team to develop the detailed test procedure from device data sheet.
- Develop and lead the hardware design activity (Probe cards / Final test load boards), develop schematics, provide placement / layout guidelines to PCB design engineer
- Silicon bring up using ATE tool such as Teradyne, Advantest etc (Uflex, Ultra Flex, IFlex, UltraFlex +,V 93K,ETS 88,ETS 364.
- ATE software development as per test procedure document (C, C++, Python, VB etc)
- Device characterization across temperature, voltage and process corners, and validate the chip against the specification
- Responsible for releasing the Final production quality test program to the customer –both wafer final test program.
- Interact with the customer on a daily basis and provide status updates through e-mails and conference calls.
- Responsible from the beginning to the Final test program release to production
Your match score, skill map and tracker stay free.
Skip jobs with hidden dealbreakers. See what they actually need, what's easy to miss, and how they describe the team.
Ground Reality on every job, plus Insider Path, practice interviews and resume tailoring.
We help you find people there who worked or studied where you did, and draft your first message and follow-up.
Free · no signup
Daily job drops, skill trends and free resources - posted straight to the group. Leave any time.
No spam. Just jobs and resources.
Why people use ASAI
Scored, not searched. Every role ranked against your actual profile.
Alerts as often as hourly. Reach new roles while the pile is still small.
Skill gaps, spelled out. See exactly which requirements you don't meet yet.
Verified jobs, only. Say no to ghost jobs. Your time deserves respect.
Keep browsing