ASAI job platform logo
  1. Home
  2. /Jobs
  3. /AI Engineer Jobs in Pune
  4. /ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |8-12 years| Pune)
CI
Cisco

ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |8-12 years| Pune)

Pune · Staff/Principal

Older listing - lower visibility likelyVerified listingPosted 147d ago

Applicants who checked fit first are 3.1× more likely to hear back

Your match scoreFree · sign in
86Overall
64Skills
97Experience

Your score for this role already exists

ASAI compared this JD against 41 signals - skills, seniority, domain, stack overlap etc. Add a resume and it unlocks in about 30 seconds.

Always free · no credit card · 1 tap with Google

What we know about this role

Hiring pulse

LOW

Our tracked job listings for Cisco show limited recent activity.

Apply window

First 72 hours

Window passed - posted 147d ago

Early applicants get seen before the pile builds.

Not a repost

The first time we've seen this listing - it hasn't been closed and reopened.

Skills required

9 listed
Design VerificationDigital DesignDesign FlowSystemVerilog (Direct Programming Interface)Python (Programming Language)C (Programming Language)OpticsPhotonics+1 more
Design VerificationDigital DesignDesign FlowSystemVerilog (Direct Programming Interface)Python (Programming Language)

You almost certainly match several of these already. Unlock your skill map to see the matches, the gaps, and what to fix first.

Job description

Meet the Team

Cisco’s Client Optics Group (COG) designs & delivers the high-speed optical transceivers, and platforms that power Cisco's core data center networking solutions. We specialize in the design and integration of cutting-edge IM/DD optics and silicon photonic platforms that enable customers to deploy industry-leading optical technologies within data center with unprecedented speed, capacity, and reliability. Come join us and take part in shaping COG’s ground-breaking optical solutions by designing, developing, and testing some of the most advanced pluggable, and Co-packaged Optics (CPO) being developed in the industry.

You will work with Cisco's outstanding Silicon Photonics team. Our team is responsible for driving the development and optimization of optical transceivers & modules (800G,1.6T & beyond) that seamlessly integrate with Cisco's routing, switching, and datacenter platforms, enabling customers to build scalable, high-performance networks that support emerging technologies including AI/ML workloads, and next-generation data center architectures.

Your Impact

As a Verification Engineer, you will work with a diverse team of engineers spanning multiple disciplines. At the concept phase you will create verification documentation and work with senior engineers to help with defining the verification methodology and developing testbench components. During the initial design phase, you will be a part of block level verification and then you will transition to full chip verification. You will run verification at block & chip level with various high-speed IPs integrated like ODSP, D2D IP, SerDes XSR, SerDes PAM4 integrated drivers/TIA, and control functions. You will develop functional coverage models, assertions, and debug complex verification issues within a UVM-based framework. Prior to tapeout you will run functional scenarios with CPU FW loaded and verify functionality at the CPU sub-system level. You may be involved in FPGA verification. Post Silicon you will be involved in ATE test plan and test vector generation, ATE testing and release to production.

  • Develop testbench components for Silicon Photonics subsystems. Proven ability to build UVM components (agents, drivers, monitors, scoreboards, sequences) and implement constrained-random and directed test strategies
  • Ability to understand coverage metrics and functional specifications
  • Understand and implement verification scenarios per full chip analog and digital verification test plans
  • Analyse coverage, add scenarios to enhance coverage and debug functional simulations, add corner verification cases and identify and resolve functional bugs
  • FW/C-Coding and verification of CPU sub-systems with FW
  • Must have good knowledge of Python and C. Develop scripts for automated analysis and reports
  • Good understanding of RTL digital design and DFT (Design for Test) principles
  • Excellent organizational, teamwork, and communication skills

Minimum Qualifications

  • Bachelor’s or Masters in Electronics Engineering (or equivalent/related)
  • 8-12 years of functional verification experience
  • Strong skills in SystemVerilog, Python, C and UVM methodology
  • Familiarity with UVM phases, configuration mechanisms, factory overrides, and reuse across block, subsystem, and SoC-level verification
  • Good understanding of CPU sub-systems, FPGA, ODSP & integrated transceiver features, SerDes, Ethernet, D2D PHY IP & Protocols
  • Experience with RTL design, simulation tools, (e.g., Synopsys, Cadence, Mentor Graphics) and ASIC design flow
  • You must be a team player and be able to drive decisions quickly with consensus building.
  • Strong analytical, problem-solving and debugging skills
  • Strong teamwork, communication, and organizational skills

Why Cisco? 

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. 

We are Cisco, and our power starts with you. 

Tools to land this role

Premium

Your match score, skill map and tracker stay free.

Ground Reality

Premium
Spot the dealbreakers in this 645-word post before you apply

Skip jobs with hidden dealbreakers. See what they actually need, what's easy to miss, and how they describe the team.

Ground Reality on every job, plus Insider Path, practice interviews and resume tailoring.

Insider Path

Premium
Find someone who can refer you here

We help you find people there who worked or studied where you did, and draft your first message and follow-up.

Free · no signup

Get tomorrow's jobs before you have to search

Daily job drops, skill trends and free resources - posted straight to the group. Leave any time.

Join WhatsAppJoin Telegram

No spam. Just jobs and resources.

Why people use ASAI

Someone shared one job with you. ASAI keeps finding the rest.

  • Scored, not searched. Every role ranked against your actual profile.

  • Alerts as often as hourly. Reach new roles while the pile is still small.

  • Skill gaps, spelled out. See exactly which requirements you don't meet yet.

  • Verified jobs, only. Say no to ghost jobs. Your time deserves respect.

More AI Engineer roles in Pune

See all

AI Application Support & Enablement Engineer

DBDeutsche Bank · Pune

AI Lead

ZTZensar Technologies · Pune

AI Architect

ZTZensar Technologies · Pune

Principal Software Engineer

CDCadence Design Systems · pune

Keep browsing

All open roles at CiscoAll AI Engineer jobs in Pune

Two ways in

Applicants who checked fit first are 3.1× more likely to hear back

Your match scoreFree · sign in
86Overall
64Skills
97Experience

Your score for this role already exists

ASAI compared this JD against 41 signals - skills, seniority, domain, stack overlap etc. Add a resume and it unlocks in about 30 seconds.

Always free · no credit card · 1 tap with Google

Free · no signup

Get tomorrow's jobs before you have to search

Daily job drops, skill trends and free resources - posted straight to the group. Leave any time.

Join WhatsAppJoin Telegram

No spam. Just jobs and resources.

Why people use ASAI

Someone shared one job with you. ASAI keeps finding the rest.

  • Scored, not searched. Every role ranked against your actual profile.

  • Alerts as often as hourly. Reach new roles while the pile is still small.

  • Skill gaps, spelled out. See exactly which requirements you don't meet yet.

  • Verified jobs, only. Say no to ghost jobs. Your time deserves respect.

ASAI job platform logo

A job platform finally, balanced in your favour.

Jobs by CityJobs by CompanyGuidesPricingHow We VerifyAboutPrivacy PolicyTerms of ServiceDaily jobs on WhatsApp

Built in India 🇮🇳

© 2026 ASAI. All rights reserved.