Bengaluru · Staff/Principal
Applicants who checked fit first are 3.1× more likely to hear back
Your score for this role already exists
ASAI compared this JD against 41 signals - skills, seniority, domain, stack overlap etc. Add a resume and it unlocks in about 30 seconds.
Always free · no credit card · 1 tap with Google
LOW
Our tracked job listings for Skyworks show limited recent activity.
First 72 hours
Window passed - posted 67d agoEarly applicants get seen before the pile builds.
Not a repost
The first time we've seen this listing - it hasn't been closed and reopened.
You almost certainly match several of these already. Unlock your skill map to see the matches, the gaps, and what to fix first.
Experienced PD designer working on multiple technology nodes. 40/22nm analog, RF, and mixed/signal circuits will be an added advantage.
Perform physical design from scratch, modify existing layouts. Create block level floorplans and work within the constraints of higher-level floorplans. Participate in peer and engineering reviews
Strong experience across synthesis, physical design, STA, DRC/LVS verification, and power analysis.
Provide accurate area, power, and schedule estimates for assigned blocks, with a focus on optimizing PPA (Power, Performance, Area).
Work closely with both design engineers and other layout engineers.
We are looking for an experienced person (~7-10 years) who has overall knowledge of PD and takes care of all the flows associated with it.
Apart from PnR & Synthesis: Experience with work closer to the front end such as digital modeling, gate level simulations, CDC, LEC, and STA/synthesis if possible.
Floor planning: Strategically planning the placement of functional blocks on the chip.
Placement and Routing: Optimizing the placement of components and connecting them with wires (routing).
Timing Closure: Ensuring the chip meets timing requirements (ensuring signals arrive at the correct time).
Power Integrity: Managing power distribution and ensuring the chip operates reliably.
Verification: Checking the layout for errors and ensuring it meets design rules.
ECOs: Implementing design changes (ECOs) to fix issues identified during verification.
Your match score, skill map and tracker stay free.
Skip jobs with hidden dealbreakers. See what they actually need, what's easy to miss, and how they describe the team.
Ground Reality on every job, plus Insider Path, practice interviews and resume tailoring.
We help you find people there who worked or studied where you did, and draft your first message and follow-up.
Free · no signup
Daily job drops, skill trends and free resources - posted straight to the group. Leave any time.
No spam. Just jobs and resources.
Why people use ASAI
Scored, not searched. Every role ranked against your actual profile.
Alerts as often as hourly. Reach new roles while the pile is still small.
Skill gaps, spelled out. See exactly which requirements you don't meet yet.
Verified jobs, only. Say no to ghost jobs. Your time deserves respect.
More Quality Assurance Engineer roles in Bengaluru
See allKeep browsing