{"@context":"https://schema.org/","@type":"JobPosting","title":"ASIC Methodology, Flow and Integration Engineer","description":"

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world. We are now looking for ASIC Flow and Integration Engineer to drive design methodology, automation, and integration for our High Speed IO team.

What you'll be doing:

As one of the primary methodology engineer, you’ll work across all NVIDIA-delivered projects, owning the integration process and collaborating with global teams to define and implement best-in-class methodologies. You’ll operate beyond RTL coding—building infrastructure and systems that are modular, reusable, and easily deployable across diverse silicon platforms. During the course of a project you would end up driving the following aspects of:

Own the full-chip and block-level integration process across multiple NVIDIA SoC and GPU projects.
Stitch together RTL units and ensure seamless connectivity, and hierarchy management.
Define and evolve internal design methodologies to improve scalability, quality, and turnaround time.
Build automation pipelines using Python/Perl to streamline integration, debug, and delivery.
Develop modular and reusable systems that can be easily delivered and adapted across different SoC and GPU architectures.
Collaborate extensively with RTL, verification, physical design, and architecture teams to ensure flow compatibility and design readiness.
Drive full-chip debug efforts, connectivity, and functional issues across multiple hierarchies and technology nodes.
Contribute to continuous improvement of internal standards and mentor engineers on flow usage and integration practices.

What we need to see:

BS or B.Tech or MS or M.tech in EE, ECE, CS, or equivalent degree with 2+ years or more experience in design integration and methodologies for ASIC design.
Comprehensive understanding of IP development flows, build flows is a must
Excellent influencing skills resulting in collaboration with cross-cultural, multi geography and matrixed teams
Good debugging, analytical and problem solving skills
Great interpersonal skills and ability to work as an excellent teammate
Working exposure with AI tools like Claude and Cursor would be a plus

We have some of the most brilliant and talented people in the world working for us. If you're creative and independent, with a genuine real passion for technology and improving the state of art, we want to hear from you! Widely considered to be one of the technology world’s most desirable employers, NVIDIA offers highly competitive salaries and a comprehensive benefits package. As you plan your future, see what we can offer to you and your family www.nvidiabenefits.com/

#LI-Hybrid

","identifier":{"@type":"PropertyValue","name":"NVIDIA","value":"ebd12953512a10357b0deb0a337c0000-workday"},"datePosted":"2026-08-21T00:00:00+00:00","validThrough":"2026-10-20T00:00:00.000Z","hiringOrganization":{"@type":"Organization","name":"NVIDIA","logo":"https://asai-public-assets.s3.amazonaws.com/assets/logos/workday/nvidia_logo_thumb.webp?X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=ASIAQE5ENA737DY5HAP2%2F20260821%2Fap-south-1%2Fs3%2Faws4_request&X-Amz-Date=20260821T112725Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Security-Token=IQoJb3JpZ2luX2VjENj%2F%2F%2F%2F%2F%2F%2F%2F%2F%2FwEaCmFwLXNvdXRoLTEiRzBFAiEAn5pj39iRJ79xZsWsj8BG%2BjISUg6mHOKmJtPbgXiBgQACICr%2BM%2BFqUBEkHhfufnFJAR034uAEgoTWu3fMNkN2yDhiKsgFCKH%2F%2F%2F%2F%2F%2F%2F%2F%2F%2FwEQABoMMDEwNTQ1MzM0MjYzIgz9uBxbh%2B5FpDlfgSAqnAWKwiXymlh3JP72i2RsycTqrA1z10J8y%2F%2B8HKefUmduqILLz4E7Gyf17exZuylpzKuLLQlpM3vE7dZnG9aPAGLUtOQEbzuxCTsrunm%2B%2FeuKCP9MaeI9tUeS7DHDVFIj4oOaVkrt637NvSUrb7byh0xrZFW0eOuoUESWBbcJN4mM2lMHv2m1dgZUvqbO8bwMWn0Fqqu2zwE2WQeGKAl7sgButqKk61XjMltlSO1SJ0YwdMyLrE3a%2FrVLaTdJj%2BOOyBGTMS42elleBrh3rhtyCyICfeqdq35YsxdUYAyPM2kpkQoPlqg90LSET41IVPdACaBEE4WR75437y68%2BYlmkyb4dlcLq05kozpX5gvENdOpp7Qfyq9F34FyE%2BPTPscjDY%2FzPqREBS%2Frxk1qkMjuJHK0hq8TJL1qo4kMPdeD8dB97%2F8q63Dn3SCeJrsPdWcOW9wh34QtSiSVwtkU1Kq8%2BJtVbt0ayPVe9QoElqU4n6wNSr9rx%2FitSAxRae9HHHw13KHUXBZSQkE3QrCLkGwrzArk7HattOBBXSj2B3Mai6M6bSZPLQ2AK8iAK7Bb34%2FDCDHh8Ame%2BE0Qp7uVn3b0c5%2BP0CaFMJLEeVwBDxaXxEaz8SzOxqxcBF6IUlrOJVFEhAdi9RIt3%2BLy%2FECUl6VTtyYlW8sEdTORsmJOIGQt3qqhDFl%2B3%2B5ZXPMEf4AA342g%2BRkHvmHb4KLCsp1HjoyB3%2FM3DW2nuZKFNIYqWBLUl9KS51hNd2SQJjodTSUTPkMRagmMglIDr1AEvBCY3yRw5jFf9%2F3%2B1JJ3cHmPA5NqUPMJss1CygtdlBCIqyDZFey0EDpQaAFmR85NVrjP2Cbzg6VptnHSQUxilOUCBc%2Blp6HRIKTGrX%2B3NBRL0RKtBjDujqDUBjqxAYoH7cYrmfpAGn110P6tpy3DHqnbiV6seXu9IXlCTWh2loKUA9elQtXyAhGb9BjbAgARcCZ8mOOZrJo1xQ%2Bla1ra8ilrUWAub6T76UuWpS4ywJRUUDhB%2FCGVO0HFwvvBFPbl3KIzEq1lMqWvXCSm0m86MeerbegzK8qoFVJDtFVIF6q0PiFjIET3Y7CNH%2BrDXs1BLveMW%2BYE0Pbb6Fyv5B%2B71iM5O3cPjbFuEjCNAQfzyg%3D%3D&X-Amz-Signature=40e1e54d7ed1bcbe6712b8e75cf7023c91d0c05f5236a9791f484cea4a0eab8b"},"jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressCountry":"IN"}},"employmentType":"FULL_TIME","directApply":false}