Sr Principal Software Engineer
Bengaluru · Director
Applicants who checked fit first are 3.1× more likely to hear back
Your score for this role already exists
ASAI compared this JD against 41 signals - skills, seniority, domain, stack overlap etc. Add a resume and it unlocks in about 30 seconds.
Always free · no credit card · 1 tap with Google
What we know about this role
LOW
Our tracked job listings for Cadence Design Systems show limited recent activity.
First 72 hours
Window passed - posted 24d agoEarly applicants get seen before the pile builds.
Not a repost
The first time we've seen this listing - it hasn't been closed and reopened.
Skills required
5 listedYou almost certainly match several of these already. Unlock your skill map to see the matches, the gaps, and what to fix first.
Job description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Position: Sr. Principal Software Engineer
Grade: T5
Experience: 12- 16 Years
Location: Bangalore/Noida
Job Responsibilities:
R&D support of application and product engineers for customer problems and requests. This consists of problem analysis, debugging and fixing, or the development of new features and enhancements to improve synthesis results with respect to timing, area and power.
This job will suit applicants looking to continue their software engineering career in an intellectually stimulating and challenging problem domain. There is a significant research element to the work that Cadence does that is truly innovative; we don’t know what the answers are when we start out!
Mentoring and support will be provided to the successful candidate to both enable contribution to the large EDA problem domain and to develop their programming skills into professional software engineering skills.
Job Qualifications:
BE/BTech/ME/MTech- Computer Science or others
Required Skills
The candidate should have hands-on experience in RTL Coding. The candidate should be able to
- write, update, and optimize register-transfer level code using System Design Guide standards in VHDL or Verilog.
- run functional simulations (using Xcelium), static timing analysis, and design-for-test checks to find bugs.
- validate, test, and investigate performance/accuracy issues in the simulator.
Knowledge of Design-For-Test (DFT) and/or Memory-Built-In-Self-Test (MBIST) is a plus.
We’re doing work that matters. Help us solve what others can’t.
Tools to land this role
PremiumYour match score, skill map and tracker stay free.
Ground Reality
PremiumSpot the dealbreakers in this 237-word post before you apply
Skip jobs with hidden dealbreakers. See what they actually need, what's easy to miss, and how they describe the team.
Ground Reality on every job, plus Insider Path, practice interviews and resume tailoring.
Insider Path
PremiumFind someone who can refer you here
We help you find people there who worked or studied where you did, and draft your first message and follow-up.
Free · no signup
Get tomorrow's jobs before you have to search
Daily job drops, skill trends and free resources - posted straight to the group. Leave any time.
No spam. Just jobs and resources.
Why people use ASAI
Someone shared one job with you. ASAI keeps finding the rest.
Scored, not searched. Every role ranked against your actual profile.
Alerts as often as hourly. Reach new roles while the pile is still small.
Skill gaps, spelled out. See exactly which requirements you don't meet yet.
Verified jobs, only. Say no to ghost jobs. Your time deserves respect.
More Quality Assurance Engineer roles in Bengaluru
See all
Keep browsing