AMSV Lead
BengaluruOn-siteStaff/Principal
Applicants who checked fit first are 3.1× more likely to hear back
Before you apply
The post's words + ASAI's dataOn-site in Bengaluru.
OK with that?Staff/Principal level, usually 8-12 years.
You have them?No pay range in the post.
Not a repost. 2 of Cyient's last 77 posts were reposts; 17 of its 73 open roles are here.
170 Security Engineer roles posted in Bengaluru this week, 1,697 open. See them →
Skills listed in the post · tap the ones you have · 0 of 8
You almost certainly match several of these already.
This post sets 2 stated bars and lists 8 skills. Tap where you stand - nothing is saved, no account needed.
ASAI checks this on every job for you, automatically, so you apply where you fit.
Fit Breakdown
ExampleHow an ASAI match score looks. Yours is built from your resume, not a guess.
Your score for this role already exists - sign in to view it
ASAI compared this JD against 41 signals - skills, seniority, domain, stack overlap etc. Add a resume and it unlocks in about 30 seconds.
Always free · no credit card · 1 tap with Google
Tools on this job
60-Day PassStarts free · 60-Day Pass ₹149 for 60 days, GST included
Free account, no card needed.
The job post
310 words · from Cyient's careers sitePosition - AMSV Lead
Roles and Responsibilities
- Development of AMS simulation methodologies/flows (AXUM, AVUM , UVM-AMS).
- Manage and Review specifications, developing verification plan.
Manage BOM, netlist generations. - Interacting with cross functional teams (analog design, digital design) to manage and track updates from and analog and RTL.
- Plan work distribution in the team and ownup few of the critical tasks for hands on execution
Run and debug SPICE based and digital simulations for AMS SOC/IPs and subsystems
Understand analog and digital design intent, review simulation setups and ensure correct test conditions.
Analyse results using waveform/debug tools and identify root cause for functional mismatch - Use simulation and waveform tools to speed up debug and improve verification turnaround time
- Create and manage regression setup
- Create behavioral models in Verilog-A/AMS, SV-RNM, VHDL-AMS, and optimize testbenches in tools like Xcelium, Cadence, or Synopsys flows.
- Contribute to improving simulation workflows (run scripts, log parsing, automation, regression)
- Document verification findings, debug notes and simulation methodlogy updates
- Contribute to the overall success of the team by actively participating in debugging sessions, providing valuable insights, supervise, train and maintaining effective communication within the team.
Skills we are looking for:
- Expert Knowledge of AMS verification methodologies including mixed signal simulation, assertion and checkers-based verification and analog behavioural modelling
- Advanced proficiency in EDA tools such as Cadence Virtuoso, Synopsys VCS and related verification platforms
- Excellent skills in Systemverilog, UVM and analog behivioral modelling languages (SV-RNM/Verilog-AMS/Verilog-A)
- Strong fundamentals of Analog and Digital concepts.
- Hands on experience with SPICE and digital simulation tools and debug environments
- Comfortable working in a collaborative team setup with clear communication
- Employ scripting languages (PERL, TCL, Python) for automation and efficiency in verification processes.
Role
Under direct supervision, performs engineering work and applied research, development, and design of new Integrated Chips. Work includes Architectural Design, Logic Design, Circuit Design, Physical Design, Verification, Fabrication, Packaging of Chips.
Designation
Associate
Free · no signup
Get tomorrow's jobs before you have to search
