Wireless Verification Engineers
HyderabadOn-siteStaff/Principal
Applicants who checked fit first are 3.1× more likely to hear back
Before you apply
The post's words + ASAI's dataOn-site in Hyderabad.
OK with that?6–10 years asked. Security Engineer roles in Hyderabad usually ask 3-7; a third ask 6+.
You have them?No pay range in the post.
Not a repost. 2 of Cyient's last 77 posts were reposts; 31 of its 73 open roles are here.
82 Security Engineer roles posted in Hyderabad this week, 492 open. See them →
Skills listed in the post · tap the ones you have · 0 of 8
You almost certainly match several of these already.
This post sets 2 stated bars and lists 8 skills. Tap where you stand - nothing is saved, no account needed.
ASAI checks this on every job for you, automatically, so you apply where you fit.
Fit Breakdown
ExampleHow an ASAI match score looks. Yours is built from your resume, not a guess.
Your score for this role already exists - sign in to view it
ASAI compared this JD against 41 signals - skills, seniority, domain, stack overlap etc. Add a resume and it unlocks in about 30 seconds.
Always free · no credit card · 1 tap with Google
Tools on this job
60-Day PassStarts free · 60-Day Pass ₹149 for 60 days, GST included
Free account, no card needed.
The job post
296 words · from Cyient's careers siteContractor Requirement – Design Verification Engineer (Wi-Fi / Low Power Wireless)
Customer: Silicon Labs
Experience: 6–10 Years
Location: Hyderabad (Onsite)
Positions: 2
Project Overview
Silicon Labs is looking for a Design Verification contractor to support verification of next-generation Wi-Fi and Low Power Wireless (LPW) SoCs. The engineer is expected to work independently on UVM-based verification, regression debug, and SoC/RF interface validation.
Mandatory Technical Skills
- 6–10 years of ASIC/SoC Design Verification experience.
- Expertise in SystemVerilog (SV) and UVM.
- Strong C programming skills.
- Experience in RTL and Gate-Level Simulation (GLS) debug.
- Experience in constrained-random verification, functional coverage and SystemVerilog Assertions (SVA).
- Strong debugging skills with Verdi/DVE/SimVision.
- Experience in Wi-Fi and/or Low Power Wireless (BLE, Zigbee, Thread, Matter) verification.
- Ability to debug protocol, subsystem and SoC-level failures independently.
- Good understanding of digital design fundamentals and SoC architecture.
Preferred Skills
- RF interface debug and digital/RF integration knowledge.
- PHY/MAC architecture understanding.
- DSP fundamentals and communication systems knowledge.
- MATLAB/Simulink exposure for algorithm understanding.
- Python scripting for automation.
- Experience with VCS/Xcelium/Questa, Git and Jenkins.
- Experience with CDC/RDC and SDF timing debug ($setuphold, $recrem).
Roles & Responsibilities
- Develop and maintain UVM verification environments.
- Develop test plans, testcases, sequences, scoreboards and assertions.
- Execute RTL and GLS regressions and perform root-cause analysis.
- Debug RF interface, protocol and integration issues.
- Work closely with RTL, Firmware, Architecture and Validation teams.
- Drive closure of verification issues with high quality.
Vendor Expectations
- 30 days notice period expected .
- Profiles should be pre-screened before submission.
- Submit updated resume highlighting relevant wireless verification experience.
- Candidate should be willing to work onsite from Hyderabad
Skills Required
Design Verification,Wireless,WiFi,IP Verification
Role
Under direct supervision, performs engineering work and applied research, development, and design of new Integrated Chips. Work includes Architectural Design, Logic Design, Circuit Design, Physical Design, Verification, Fabrication, Packaging of Chips.
Designation
Associate
Free · no signup
Get tomorrow's jobs before you have to search
