Staff Engineer - RTL
HyderabadOn-siteStaff/Principal
Applicants who checked fit first are 3.1× more likely to hear back
Before you apply
The post's words + ASAI's dataOn-site in Hyderabad.
OK with that?Staff/Principal level, usually 8-12 years.
You have them?No pay range in the post.
Not a repost. 2 of Cyient's last 77 posts were reposts; 31 of its 73 open roles are here.
223 Quality Assurance Engineer roles posted in Hyderabad this week, 1,798 open. See them →
Skills listed in the post · tap the ones you have · 0 of 8
You almost certainly match several of these already.
This post sets 2 stated bars and lists 8 skills. Tap where you stand - nothing is saved, no account needed.
ASAI checks this on every job for you, automatically, so you apply where you fit.
Fit Breakdown
ExampleHow an ASAI match score looks. Yours is built from your resume, not a guess.
Your score for this role already exists - sign in to view it
ASAI compared this JD against 41 signals - skills, seniority, domain, stack overlap etc. Add a resume and it unlocks in about 30 seconds.
Always free · no credit card · 1 tap with Google
Tools on this job
60-Day PassStarts free · 60-Day Pass ₹149 for 60 days, GST included
Free account, no card needed.
The job post
267 words · from Cyient's careers siteDesigns advanced digital building blocks for various applications, including (but not limited to) power management, low-power & low-voltage applications.
Responsibilities:
- Micro-architecture specification development IP or Sub-System and design documentation
- RTL development using VHDL or Verilog/System Verilog, according to functional requirements and following design guidelines
- Lint, CDC, Synthesis, & Power Optimization
- Soft and hard IP identification, selection and integration
- Timing and power constraints development
- Collaboration with analog design team for mixed-signal designs
- Collaboration with verification team in verification plan development and debug
- Collaboration with physical design team to close the design on timing and power
- Collaboration with firmware design team to close the design system scenarios
Minimum Qualification:
- 6 ~ 10 years' experience in RTL development
- Advanced knowledge of RTL design using VHDL or Verilog/SystemVerilog
- Low power (UPF) implementation. RTL sing-off.
- Experience working closely with Firmware, Verification, DFT & PD team
- Strong communication and presentation skills in English.
- Have expense in Pre-Silicon (FPGA) Validation.
- Engineer must have good understanding on conversion of ASIC RTL to FPGA RTL.
- Experience in design partition on FPGA to generate multiple bit file, have good understanding on FPGA clock wizard configuration and building clock tree structure in FPGA.
- Hands-on experience in Vivado tool (Must).
- Experience in FPGA timing closure must.
Preferred Qualification:
- Hands-on experience with synthesis.
- Able to work in a team
- Good problem solving skills and being able to implement solutions autonomously
- Knowledge of mixed signal concepts (added advantage)
Role
Under direct supervision, performs engineering work and applied research, development, and design of new Integrated Chips. Work includes Architectural Design, Logic Design, Circuit Design, Physical Design, Verification, Fabrication, Packaging of Chips.
Designation
Associate
Free · no signup
Get tomorrow's jobs before you have to search
