DMS V Engineer
BengaluruOn-siteSenior
Applicants who checked fit first are 3.1× more likely to hear back
Before you apply
The post's words + ASAI's dataOn-site in Bengaluru.
OK with that?5+ years asked. Quality Assurance Engineer roles in Bengaluru usually ask 3-6; 3 in 5 ask 5+.
You have them?No pay range in the post.
Not a repost. 2 of Cyient's last 77 posts were reposts; 17 of its 73 open roles are here.
669 Quality Assurance Engineer roles posted in Bengaluru this week, 5,073 open. See them →
Skills listed in the post · tap the ones you have · 0 of 8
You almost certainly match several of these already.
This post sets 2 stated bars and lists 8 skills. Tap where you stand - nothing is saved, no account needed.
ASAI checks this on every job for you, automatically, so you apply where you fit.
Fit Breakdown
ExampleHow an ASAI match score looks. Yours is built from your resume, not a guess.
Your score for this role already exists - sign in to view it
ASAI compared this JD against 41 signals - skills, seniority, domain, stack overlap etc. Add a resume and it unlocks in about 30 seconds.
Always free · no credit card · 1 tap with Google
Tools on this job
60-Day PassStarts free · 60-Day Pass ₹149 for 60 days, GST included
Free account, no card needed.
The job post
259 words · from Cyient's careers siteRequirements:
- B.Tech/M.Tech with 5+ years of industry experience in analog/mixed signal behavioral modeling at various levels of abstraction and full chip verification (AMS and DMS DV) using SV RNM or Custom UDN’s.
- Good understanding of analog design concepts and mixed signal design architectures. Exposure to products that integrate a wide variety of Analog/Mixed-Signal building blocks such as Power Management, PLL/Synthesizers, ADC, DAC, bandgap references, oscillators/clocking circuits, Phase Interpolators, SerDes etc. and related digital control and signal processing.
- Demonstrated experience of verification plan development, UVM verification environment development/debug and verification of complex mixed signal products at block, Subsystem & chip-top levels.
- Familiarity with Analog/Mixed-Signal/RF design architectures and debug experience with schematic capture tools such as Cadence Virtuoso and waveform viewers such as Cadence Simvision.
- Experience of imulations with analog model and digital RTL/Gate+SDFs.
- Experience and debug with digital simulators such as Cadence Xcelium/DMSO/Synopsys VCS.
- Experience in developing self-checking testcases, functional/code coverage & formal verification.
- Tracking of verification metrics and regression management, Metric Driven Verification (MDV) framework using tools such as Cadence vManager.
- Experience in closing the verification of analog designs using industry standard metrics is a must.
- Quick to adopt new technologies with good problem-solving skills.
- Collaborate and work closely with team members from various disciplines (system architects, digital design, analog design, digital DV etc.).
Self-motivated and enthusiastic.
Skills Required
AMS Verification,Verilog Ams,RNM,Spice Simulation,Top Level Verification
Role
Under direct supervision, performs engineering work and applied research, development, and design of new Integrated Chips. Work includes Architectural Design, Logic Design, Circuit Design, Physical Design, Verification, Fabrication, Packaging of Chips.
Designation
Associate
Free · no signup
Get tomorrow's jobs before you have to search
