BengaluruOn-siteMid Level
Applicants who checked fit first are 3.1× more likely to hear back
On-site in Bengaluru.
OK with that?Mid Level level, usually 3-5 years.
You have them?No pay range in the post.
Not a repost. 8 of Larsen & Toubro's last 1157 posts were reposts; 83 of its 1063 open roles are here.
669 Quality Assurance Engineer roles posted in Bengaluru this week, 5,073 open. See them →
Skills listed in the post · tap the ones you have · 0 of 8
You almost certainly match several of these already.
This post sets 2 stated bars and lists 8 skills. Tap where you stand - nothing is saved, no account needed.
ASAI checks this on every job for you, automatically, so you apply where you fit.
How an ASAI match score looks. Yours is built from your resume, not a guess.
Your score for this role already exists - sign in to view it
ASAI compared this JD against 41 signals - skills, seniority, domain, stack overlap etc. Add a resume and it unlocks in about 30 seconds.
Always free · no credit card · 1 tap with Google
Starts free · 60-Day Pass ₹149 for 60 days, GST included
Free account, no card needed.
Role Summary
Support FPGA-based SoC prototyping and hardware emulation activities for next-generation semiconductor products. Contribute to RTL preparation, FPGA synthesis, implementation, emulation compilation, platform bring-up, validation, and debugging under the guidance of senior engineers.
Work with platforms such as HAPS and Synopsys ZeBu to support pre-silicon validation and hardware/software co-verification. Collaborate with Design Verification, RTL Design, Firmware, and Software teams to resolve implementation and functional issues while contributing to automation, infrastructure maintenance, and improvements in verification turnaround time.
Roles & Responsibilities
Get tomorrow's jobs before you have to search