L&Larsen & ToubroVerified listing

Engineer - Emulation

BengaluruOn-siteMid Level

Good timing - competition is buildingPosted 5d ago

Applicants who checked fit first are 3.1× more likely to hear back

Before you apply

The post's words + ASAI's data
  • On-site in Bengaluru.

    OK with that?
  • Mid Level level, usually 3-5 years.

    You have them?
  • No pay range in the post.

  • Not a repost. 8 of Larsen & Toubro's last 1157 posts were reposts; 83 of its 1063 open roles are here.

  • 669 Quality Assurance Engineer roles posted in Bengaluru this week, 5,073 open. See them →

Skills listed in the post · tap the ones you have · 0 of 8

+1 more

You almost certainly match several of these already.

This post sets 2 stated bars and lists 8 skills. Tap where you stand - nothing is saved, no account needed.

ASAI checks this on every job for you, automatically, so you apply where you fit.

Fit Breakdown

Example
STRONGMATCH
Skills alignmentPartial
Experience fitPerfect

How an ASAI match score looks. Yours is built from your resume, not a guess.

Your score for this role already exists - sign in to view it

ASAI compared this JD against 41 signals - skills, seniority, domain, stack overlap etc. Add a resume and it unlocks in about 30 seconds.

Always free · no credit card · 1 tap with Google

Tools on this job

60-Day Pass
Inside ASAI, after a free sign-up

Starts free · 60-Day Pass ₹149 for 60 days, GST included

Free account, no card needed.

The job post

364 words · from Larsen & Toubro's careers site

Role Summary

Support FPGA-based SoC prototyping and hardware emulation activities for next-generation semiconductor products. Contribute to RTL preparation, FPGA synthesis, implementation, emulation compilation, platform bring-up, validation, and debugging under the guidance of senior engineers.

Work with platforms such as HAPS and Synopsys ZeBu to support pre-silicon validation and hardware/software co-verification. Collaborate with Design Verification, RTL Design, Firmware, and Software teams to resolve implementation and functional issues while contributing to automation, infrastructure maintenance, and improvements in verification turnaround time.

Roles & Responsibilities

  • FPGA Prototyping and Emulation: Support FPGA prototyping and emulation workflows, including RTL preparation, synthesis, implementation, compilation, model bring-up, and validation.
  • Synthesis and Implementation: Execute FPGA synthesis, place-and-route (P&R), and bitfile generation. Analyze build reports and assist in resolving implementation issues.
  • Platform Bring-up: Support FPGA board setup, bitfile programming, JTAG connectivity, clock/reset configuration, and basic hardware validation.
  • Emulation Compilation: Assist with emulator compilation, model configuration, and bring-up on platforms such as Synopsys ZeBu, following established workflows.
  • Timing and Resource Analysis: Analyze timing reports, FPGA resource utilization, and implementation results to identify bottlenecks and support optimization activities.
  • Interface and Connectivity Validation: Validate basic connectivity and functionality of interfaces such as SPI, I2C, UART, GPIO, MDIO, Ethernet, and other SoC peripherals, as applicable.
  • Debug and Issue Resolution: Perform initial debugging of compilation, connectivity, timing, and runtime issues using logs, waveform viewers, and available FPGA debug tools. Escalate complex issues to senior engineers.
  • Hardware/Software Co-verification: Support firmware execution and system-level validation on FPGA prototypes and emulators, including boot, memory access, register programming, and peripheral functionality.
  • Regression and Validation: Execute assigned tests, monitor regression results, analyze failures, and maintain validation status and issue-tracking records.
  • Automation and Productivity: Develop basic scripts using Python, Tcl, Perl, or Shell to automate build execution, log analysis, report generation, and repetitive engineering tasks.
  • Cross-functional Collaboration: Work with RTL Design, Design Verification, Firmware, Software, and senior Emulation engineers to support integration, debugging, and prototype readiness.
  • Documentation and Reporting: Maintain build logs, configuration details, validation results, debug notes, and setup documentation. Communicate progress, blockers, and technical issues to the team.
  • Methodology and Skill Development: Follow established engineering flows and contribute to process improvements while developing expertise in FPGA implementation, emulation, timing analysis, and system-level debugging.

Free · no signup

Get tomorrow's jobs before you have to search

More Quality Assurance Engineer roles in Bengaluru

See all

Keep browsing

All open roles at Larsen & ToubroAll Quality Assurance Engineer jobs in Bengaluru